55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
When Engineering Fails the Obviousness TestExpress Yourself - Richard SolomonOct. 23, 2013 |
Way back in the day, Arsenio Hall did a number of comedy routines called “Things that make you go hmmm…” in which he pointed out any number of humorous examples of seemingly obvious examples of bad ideas, poorly named products, etc. In engineering circles we sometimes classify these as ideas which fail the obviousness test – as in “It should be obvious to the most casual observer that this is a bad idea”…
I’m posting this from Taipei, Taiwan where the PCI-SIG Developers Conference Asia-Pacific Tour 2013 just wrapped up. A few funny things happened to me on the way to this particular forum – which gave me the idea for the title. I should hurry to reassure everyone that it was nothing related to the show itself which failed my obviousness test! In fact, this was an exceptionally successful Developer’s Conference. We had over 200 attendees here in Taipei, with another 130 or so last week in Tokyo.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Obsolete & EOL Parts
- Let's Talk PVT Monitoring: Understanding Your Chip's Age