English
Scalable UHD H.264 Encoder - Ultra-High Throughput, Full Motion Estimation engine
Industry Expert Blogs
|
Something I Learned on the Way to an IP ConferenceSemico Blog - Rich WawrzyniakNov. 12, 2013 |
I had a very interesting discussion with Sundar Iyer, CEO of Memoir Systems during a briefing they were giving Semico on their just released Pattern Aware Memory IP technology.
To briefly restate their announcement: Memoir has researched the different interactions between processors and memory in high performance Datacom systems and found that certain operations recur fairly often. These operations roughly fall into four groupings: Counter Memory, Sequential Memory, Allocation Memory and Update Memory. There are probably many more than these, types but Memoir is starting with these operations to begin with.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Obsolete & EOL Parts
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Digitizing Data Using Optical Character Recognition (OCR)
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King