2.5D Multi-Core Raster & Vector Graphics Processor for low-power SoCs with Microcontroller
Industry Expert Blogs
Experts At The Table: SoC Integration MistakesSemiconductor Engineering - Ed SperlingFeb. 13, 2014 |
First of three parts: What’s missing; common problems and how to avoid them; what’s behind these errors and re-spins; proximity effects; communication breakdowns.
Semiconductor Engineering sat down to discuss integration challenges with Ruggero Castagnetti, distinguished engineer at LSI; Rob Aitken, an ARM fellow; Robert Lefferts, director of engineering in Synopsys’ Solutions Group; Bernard Murphy, chief technology officer at Atrenta; and Luigi Capodieci, R&D fellow at GlobalFoundries. What follows are excerpts of that roundtable discussion.
Related Blogs
- SoC Integration Mistakes
- Experts At The Table: Next-Generation IP Landscape
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops