English
Industry Expert Blogs
|
Accelerating EDA innovation through SoC design methodology convergencePradeep's Point! - Pradeep ChakrabortySep. 29, 2014 |
According to Dr. Walden C. Rhines, chairman and CEO, Mentor Graphics Corp., verification has to improve and change every year just to keep up with the rapidly changing semiconductor technology. Fortunately, the innovations are running ahead of the technology and there are no fundamental reasons why we cannot adequately verify the most complex chips and systems of the future. He was speaking at the recently held DVCON 2014 in Bangalore, India.
A design engineer’s project time for doing design has reduced by 15 percent from 2007-2014, while the engineer’s time for doing verification had seen 17 percent increase during the same time. At this rate, in about 40 years, all of a designer’s time will be devoted to verification. At the current rate, there is almost no chance of getting a single-gate design correct on first pass!
Related Blogs
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- Arm Flexible Access one year later: Accelerating innovation for more than 60 partners and counting
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops