400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
IEDM: FD-SOI Down to 10nmSemiWiki - Paul McLellanJan. 05, 2015 |
The big picture is that planar semiconductor transistors don't really work below 20nm. The reason is that the gate does a poor job of controlling the channel since too much channel is too far from the gate and so there is a lot of leakage even when the transistor is nominally off. So the channel needs to be made thinner. One way to do this is to make it into a thin fin and wrap the gate around it. That is what Intel, IBM and TSMC have all done and I reported on their papers at IEDM last month.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- What's Behind The Power Savings