English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
|
VIP Architecture: Why Native SystemVerilog and UVM?VIP Experts Blog - SynopsysJan. 14, 2015 |
Four years ago, we talked to several key customers, and decisively moved all our VIP development to an architecture based on SystemVerilog and UVM. In this short video, you can learn about the benefits of using such VIP for verifying your SoCs: ease-of-use, productivity and accelerated coverage closure.
Related Blogs
- Arm and Arteris Drive Innovation in Automotive SoCs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Why, How and What of Custom SoCs
- Ensuring Quality and Providing Exceptional Support for IP Cores at Chip Interfaces
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions