English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
|
JEDEC UFS Verification: Secret Of Our SuccessArrow Devices Blog - Naveen GFeb. 10, 2015 |
About a year ago, we were the first to launch a complete JEDEC UFS STACK VIP solution. And we are proud today to announce its success! In the last one year, our JEDEC UFS verification solution has been adopted by top semiconductor companies across the world. Hence it has become a very mature solution that has been rigorously tested. Interestingly, a few companies adopted our JEDEC UFS Verification IP stack as a second VIP. They were surprised to see Arrow Devices VIP being able to catch numerous bugs in a design that was pre-verified using VIPs from major VIP vendors!
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Arm Flexible Access one year later: Accelerating innovation for more than 60 partners and counting