English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
|
Virtual Sequences in UVM: Why, How?VIP Experts Blog - SynopsysApr. 01, 2015 |
In my previous blog post, I discussed guidelines to create reusable sequences. Continuing on this thread, here I am going to talk about virtual sequences and the virtual sequencer. Common questions I hear from users include: why do we need a virtual sequence? How can we use it effectively?
Most UVM testbenches are composed of reusable verification components unless we are working on block-level verification of a simple protocol like MIPI-CSI. Consider a scenario of verifying a simple protocol; In this case, we can live with just one sequencer sending the stimulus to the driver. The top-level test will use this sequencer to process the sequences (as described in the previous blog post). Here we may not need a virtual sequence (or a virtual sequencer).
Related Blogs
- Virtual Sequences in UVM: Why? How?
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- ARM vs RISC-V: A Game Theory perspective
- ARM vs RISC-V: Beginning of a new era