Scalable UHD H.264 Encoder - Ultra-High Throughput, Full Motion Estimation engine
Industry Expert Blogs
Prototyping Over 700 Million ASIC Gates Using Xilinx Virtex-7 2000T FPGAsBreaking the Three Laws - Michael PosnerApr. 13, 2015 |
You read the title correctly, this blog discusses prototyping over 700 Million ASIC gates using the Xilinx Virtex-7 2000T FPGA’s. To get to this capacity you need to utilize sixty four (64) FPGA’s. The picture above was taken in the Synopsys HAPS lab and shows part of our Super Chain testing. As noted previously, HAPS documented seamless deployable capacity is 288 Million ASIC gates, which is six HAPS-70 (four) FPGA systems chained together, a total of twenty four (24) FPGA’s. However we have customers where this is not enough. The HAPS solution is modular and scalable with base building blocks of x1, x2 and x4 FPGA systems and supported with a HAPS-Aware design tool flow.