English
Industry Expert Blogs
|
A SystemC-based UVM verification infrastructureEDN Blogs - Mike Bartley, TVSMay. 07, 2015 |
My company, TVS, recently completed a SystemC-based Universal Verification Methodology (UVM) project for Blu Wireless Technology, a UK-based company that develops silicon-proven mmWave wireless baseband IP for advanced WiGig applications.
Blu Wireless follows a SystemC-based design flow. Following an initial specification period, it was quickly agreed that the best approach would be to deploy a SystemC test bench that would be UVM-compliant with a TLM-2.0 interface. This blog outlines the infrastructure that was developed and the deployment of that infrastructure to enact the constraint-based random verification.
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Secure-IC is ready for ASIL B or ASIL D levels projects with its Securyzr integrated Secure Element
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- QVIP provides thoroughness in verification
- The design of the NoC is key to the success of large, high-performance compute SoCs