Industry Expert Blogs
Indago Protocol Debug and IP VerificationCadence IP Blog - Brian FullerMay. 11, 2015 |
Nothing beats knowing, a late electronics-industry veteran used to say. That’s no more crucial than in debug, where Cadence has recently rolled out the new Indago Debug Platform to attack the biggest bottleneck in the IC functional verification flow.
Richard Goering, who blogged about the announcement, wrote: “Part of the Cadence System Development Suite, the Indago Debug Platform can reduce the time to identify bugs in a design by over 50% compared to traditional debug methods.”
We know the challenges verification engineers face today, but many use the same traditional debug processes that have been in place for 20 years: code, simulate, analyze some waveforms, debug. Repeat.
Related Blogs
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Obsolete & EOL Parts
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions