Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
Find Everything You Need to Build an Advanced PCI Express 4.0 Solution in One Booth - Visit Cadence at PCI-SIG DevCon 2015Cadence IP Blog - Steven Brown, CadenceJun. 24, 2015 |
The PCI-SIG Developers Conference happening today and tomorrow will be yet another exciting PCI-SIG event that Cadence is proud to participate in. We’ve been attending and showcasing technology at these conferences for many years now, sharing news and insights about our verification IP, controllers, and PHY solutions.
Cadence was the first commercial PCI Express 3.0 IP provider, and has continued that tradition by engaging with key server customers for PCI Express 4.0. The latest incarnation of the specification doubles the maximum bandwidth for a 16-lane configuration to a whopping 256 GTps.
This protocol revision is driven by the need for more data to be transported faster across the interface. Technology adoption in the consumer space is a key factor: the amount of data transferred across the Internet by the end of 2016 is estimated to be a zettabyte (1 followed by 21 zeroes!), according to a Cisco report. Video comprises a significant portion of this traffic. The same Cisco report states that every second, nearly a million minutes of video content will cross the network by 2019.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Digitizing Data Using Optical Character Recognition (OCR)
- Changing the game for cloud computing with Neoverse
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing