55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
DAC 2015 Verification Panel: ARM, AMD, Cavium, FreescaleVIP Experts Blog - SynopsysJul. 21, 2015 |
During DAC 2015, Synopsys hosted a luncheon event at DAC in San Francisco, CA.
At this event, Michael Sanie, senior director of verification marketing at Synopsys highlighted the Synopsys Verification Continuum and several key next-generation technologies that are already in production and addressing the need to “Shift-Left” for faster time-to-market. These technologies include Verification Compiler, broad Verification IP portfolio, the industry’s fastest emulation system ZeBu Server-3, and Verdi, the industry’s de facto SoC debug environment.
Later, a panel of SoC industry experts from Altera, AMD, ARM, Cavium and Freescale shared viewpoints on managing the growing verification complexity and how their leading SoC design teams have achieved success by collaborating with Synopsys.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Arm and Arteris Drive Innovation in Automotive SoCs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- SiFive Makes a Splash at the RISC-V Summit with 10+ Talks, Demos, and a Surprise Product Reveal