400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
Xilinx Skips 10nmSemiWiki - Paul McLellanSep. 28, 2015 |
At TSMC's OIP Symposium recently, Xilinx announced that they would not be building products at the 10nm node. I say "announced" since I was hearing it for the first time, but maybe I just missed it before. Xilinx would go straight from the 16FF+ arrays that they have announced but not started shipping, and to the 7FF process that TSMC currently have scheduled for risk production in Q1 of 2017. TSMC already have yielding SRAM in 7nm and stated that everything is currently on-track.
Related Blogs
- Let's Talk PVT Monitoring: Understanding Your Chip's Age
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Obsolete & EOL Parts
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?