English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
|
Q&A: Drones, Robots, and the New Tensilica Imaging/Vision DSPThe Design Chronicles - Christine YoungOct. 12, 2015 |
Image and vision processing require a tremendous amount of processing power, not to mention a large amount of memory bandwidth. And when you consider the mobile and wearable devices that utilize these functions, it’s clear why low energy consumption is also a priority. Cadence just announced the new Tensilica Vision P5 Imaging/Vision DSP that can help you meet your performance/energy consumption targets. Himanshu Sanghavi, a design engineering group director at Cadence, explains how.
Related Blogs
- Arm and Arteris Drive Innovation in Automotive SoCs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- intoPIX TicoRAW improves RAW image workflows and camera designs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets