MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
MIPI UniPro: Major Differentiating Features, Benefits and Verification ChallengesVIP Experts Blog - SynopsysOct. 14, 2015 |
MIPI UniPro is a recent addition to mobile chip-to-chip interconnect technology. It’s got many useful features to meet the requirements of mobile applications. That’s perhaps why Google’s Project Ara has selected MIPI UniPro and MIPI M-PHY as its backbone interconnects.
In this blog post, we describe three differentiating features, benefits and their verification challenges. All the discussion is referenced to MIPI UniPro 1.6.
- Achieving Low power consumption through Power mode changes and hibernation
- Flexibility in chip-to-chip lane routing through Physical Lane mapping
- Enhanced QoS through CPort arbitration & Data link layer pre-emption
Search Verification IP
Related Blogs
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Q&A with Sergio Silva, Synopsys Engineering Manager and MIPI Alliance Lifetime Achievement Award Winner
- intoPIX TicoRAW improves RAW image workflows and camera designs
- Exploring the XSPI PHY: Technical Characteristics, Architectural Challenges, and Arasan Chip Systems' Solution