1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Industry Expert Blogs
16Gbps SerDes Multiprotocol Multilink PHY IPBreakfast Bytes - Paul McLellanJan. 18, 2016 |
In any advanced node, one of the most important pieces of IP is a high-performance SerDes PHY. Of course, what counts as high-performance depends on the node. At the current 16nm node, 16Gbps is the sweet spot. The reason that SerDes is so important is that almost all interface IP such as PCIe, USB, SATA, and more rely on a SerDes PHY to handle the interfaces between the SoC and the outside world. A clean PHY is one where the signals are well enough shaped that decoding them at the receiver works flawlessly. I'm sure you've seen plenty of eye diagrams showing off how clean the signal is with a large eye so that the difference between a 1 and a 0 is clearly detectable.
Related Blogs
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Obsolete & EOL Parts
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops