Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
New 16Gbps Multi-link, Multi-protocol SerDes PHY Enhances Datacenter ConnectivityCadence IP Blog - Steven BrownJan. 19, 2016 |
PCIe Gen4 is bringing new possibilities to servers and virtualization. The interface increases the bandwidth and value of data transmission from server to server, switch to switch, and server to storage, enabling even larger dataset analysis and other complex cloud services.
High-speed SerDes technology is used to implement these high-speed connections, often at advanced nodes such as 14/16nm. To be sure, it's becoming increasingly difficult to create robust designs while meeting short project timescales.Why not partner with a leading IP provider instead of doing your own IP design?
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Alphawave Semi Elevates AI with Cutting-Edge HBM4 Technology
- Alphawave Semi Tapes Out Industry-First, Multi-Protocol I/O Connectivity Chiplet for HPC and AI Infrastructure
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Driving Connectivity and Communication Exploring the Synergy of CAN XL and Ethernet IP in Automotive Applications