2.5D Multi-Core Raster & Vector Graphics Processor for low-power SoCs with Microcontroller
Industry Expert Blogs
Full Utilization of 16 GT/s PCIe Gen 4 BandwidthVIP Experts Blog - SynopsysMay. 04, 2016 |
PCI Express Gen 4 has been under development since late 2011 and targeting impressive data rate of 16GT/s. Internet of things (IoT) continues to grow on its promise of everything connected, and it will be extremely important to deliver the promised 16 GT/s bandwidth for the next generation servers and communication equipment.
PCI express Gen 4 implementation is marching towards the Gen 4 0.7 release. It’s important that not only physical layer delivers the 16 GT/s rate but the entire protocol stack should be capable of optimizing the full allocated bandwidth.
To utilize the full bandwidth, following two key features are gaining traction:
- 10-bit extended tag support
- Scaled Flow control credits
In upcoming PCIe blogs we will cover brief introduction to these features to give a jump start to any one ramping up on the latest specifications, and also discuss some of the verification challenges and solutions posed by the above features. The blog scope is limited to root complex and endpoints. Switches and bridges are not covered.
Related Blogs
- Full Utilization of 16 GT/s PCIe Gen 4 Bandwidth - 2
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Ensuring Quality and Providing Exceptional Support for IP Cores at Chip Interfaces
- Obsolete & EOL Parts
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions