English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
The Status and Future of FDSOISemiWiki - Scotten JonesSep. 27, 2016 |
I recently took a look at the current status and future direction of FinFET based logic processes in my Leading Edge Logic Landscape blog. I thought it would be interesting to take a similar look at FDSOI and to compare and contrast the two processes.
As a reminder from the Leading Edge Logic Landscape blog, I will be using a formula developed by ASML to take my pitch projections and turn them into "Standard Nodes" for comparison purposes (the formula is described in the leading edge blog).
Related Blogs
- What's Behind The Power Savings
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Digitizing Data Using Optical Character Recognition (OCR)
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing