English
Industry Expert Blogs
|
IEDM: The Big Decisions for 5nmBreakfast Bytes - Paul McLellanDec. 12, 2016 |
The Sunday of IEDM there were two all-day short courses. The one I attended was Technology Options for the 5nm Node. It was organized by An Steegen of imec. I am not going to attempt to cover the entire day's presentations in a short post like this, but the topics covered included lithography, channel materials, transistor options beyond FinFET, low-resistance contacts, minimizing parasitics in the metal stack, and metrology.
Related Blogs
- IEDM: Novel Interconnect Techniques Beyond 3nm
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- 7nm node is arriving, which ones will continue past 2020?
- What's Happening in RISC-V Land?
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops