Industry Expert Blogs
Jumping the Barrier of Verifying AMBA ACE Barrier TransactionsVIP Experts Blog - SynopsysFeb. 24, 2017 |
The ordering of memory transactions in AMBA protocol is a significant requirement, i.e. the sequence of memory updates/accesses must follow a defined ordering as per the specification. Ordering is important for synchronization events by a processor with respect to retiring load/store instructions. AMBA ACE barrier transactions are used for maintaining the memory ordering across a system. The learning curve to understand barrier transactions may become a barrier to verify your design thoroughly. This blog provides insight, making it easier to understand and verify the barrier transactions. The blog will cover different types of barrier transactions, usage, and domain boundaries.
Barrier transactions provides a range of functionality that helps to resolve ordering requirements, including:
- Ordering of load/store instructions
- Completion of load/store instructions across applicable domain
- Context synchronization
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Arm and Arteris Drive Innovation in Automotive SoCs
- Obsolete & EOL Parts
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops