Industry Expert Blogs

How the RISC-V memory model bug shows the real power of an open ISA.

No doubt some of you have read about the problem in the proposed RISC-V memory model that received a lot of publicity last week (http://www.princeton.edu/engineering/news/archive/?id=17707), and if you have, it’s also worth looking at the formal response on the RISC-V website (https://riscv.org/2017/04/risc-v-memory-consistency-model/). They talk a lot about the technical details, which is not what I plan on discussing today.

So what does this mean for the growing number of people adopting RISC-V?

Click here to read more ...