Industry Expert Blogs
Taking Energy Back from Next-Generation MCU DesignsSonics, The Official Blog - Don Dingee, SonicsJun. 14, 2017 |
Microamp-per-megahertz thinking served the microcontroller (MCU) community well for decades. As the focus shifts to connectivity and always-on use cases, bigger cores and wireless IP blocks push energy use in the wrong direction. Next-generation MCUs can ill afford to spend more energy just to manage themselves. Any mandatory software to make an MCU run usually frustrates customers considering design-ins. How does the MCU ecosystem manage energy moving forward?
From beginnings as register-oriented compute nuggets, MCUs grew bigger cores and wider data paths backed by higher resolution A/D and D/A peripherals. The “work hard, sleep harder” philosophy debuted. By waking up and performing computations as quickly as possible, then getting back to sleep, overall duty cycle is reduced and energy saved. A low duty cycle driven by software has its limits, however; it can cost more energy just to wake up and shut down a processor core than it takes to sample a sensor.
An “MCU-on-steroids” slims heterogeneous multicore architectures derived from mobile application processor designs, seeking a cost and power consumption profile MCU customers can accept. With more DMA-capable I/O cores in play, designers often turn to network-on-chip (NoC) IP, solving integration and multi-rate, multi-protocol challenges. NoC-based designs enable easier partitioning of interconnect logic into the MCU power architecture, greatly reducing the gate count in the “always on” portion of the design. A NoC-based approach also helps designers spin more MCU variants quickly.
Related Blogs
- ARM vs RISC-V: Beginning of a new era
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Why, How and What of Custom SoCs