English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
|
1, 2, 3, 4, 5... It's Official, PCIe 5.0 is AnnouncedExpress Yourself - Scott Knowlton, SynopsysAug. 16, 2017 |
At the PCI-SIG DevCon in June 2017 two announcements were made with regards to PCI Express specifications. The first is that the specification for PCIe 4.0 is now at version 0.9. The second and even more interesting announcement was of the new PCI Express 5.0 specification at the initial 0.3 version. With the PCI Express 5.0 announcement, the industry gets another doubling of speed from 16.0GT/s to 32GT/s per lane providing a bandwidth for a x16 (16 lanes) at about 128GB/s. The chart below provides a comparison for the different generations of PCIe rates and bandwidth.
Related Blogs
- Is Your Design PCIe Gen5 Ready? Verify with Synopsys VIP and Testsuite
- Doubling Bandwidth in Under Two Years: PCI Express Base Specification Revision 5.0, Version 0.9 is Now Available to Members
- PCIE 6.0 vs 5.0 - All you need to know
- PCI Express 5 vs. 4: What's New? [Everything You Need to Know]
- UALink™ Shakes up the Scale-up AI Compute Landscape