English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
|
Do You Have The Tools You Need To Verify Your ARM Multi-core, Coherent SoC?Cadence IP Blog - Steven Brown, CadenceAug. 21, 2017 |
Multi-core, coherent SoCs are very complex and verifying their behavior requires a system level perspective that is not easily acquired. As more devices incorporate the coherent multi-core architecture out of competitive necessity, organizations are grappling with the challenges of achieving high quality. This presents a unique opportunity for Cadence to provide libraries for use with the Cadence Perspec System Verifier that address these complex system level behaviors, and reduce the project risk and verification effort.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Arm and Arteris Drive Innovation in Automotive SoCs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Digitizing Data Using Optical Character Recognition (OCR)