English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
Naveed Sherwani Takes the Reins at SiFiveBreakfast Bytes - Paul McLellanSep. 07, 2017 |
A couple of weeks ago, I talked to Naveed Sherwani, the new CEO of SiFive. For more background on them, see my post SiFive: a RISC-V Fabless Semiconductor Company.
Background
Naveed did his PhD in the mid-80s on EDA in general and routing in particular. Then he literally wrote the book on physical design, Algorithms for VLSI Physical Design Automation, the third edition of which came out in 1999.
After being a professor and producing 100-odd papers on physical design, in 1993 he joined Intel to work on automating their microprocessor design flow from high-level spec all the way through to high-volume manufacturing. He then joined Intel Microelectronics Services, a subsidiary of Intel focused on ASIC design. That morphed into Open SIlicon where he was involved with dozens of ASICs.
He has spent the last three years running a software company and has a good perspective on the difference between hardware and software.
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- ARM vs RISC-V: Beginning of a new era
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation