English
Scalable UHD H.264 Encoder - Ultra-High Throughput, Full Motion Estimation engine
Industry Expert Blogs
|
PCI-SIG Developer's Conference: What's New with Gen 5 and When Will it be Adopted?Cadence IP Blog - Lana Chan, CadenceJun. 07, 2018 |
The release of PCIe 4.0 rev 1.0 in October 2017 was anticlimactic after the announcement of PCIe 5.0 rev 0.3 at last year’s PCI-SIG DevCon. Fast forward, this year’s DevCon has kicked off and the SIG is clearly demonstrating its commitment to the accelerated development of PCIe 5.0.
PCIe 5.0 rev 0.7 is published and already out for membership review as of May. The big-ticket item is, of course, support for 32GT/s.
Related Blogs
- They Said It Couldn't Be Done! (PCIe 5.0)
- What's New With Cadence PCI Express IP? Almost Everything!
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- PCIe 3.0 Still Shines While PCIe Keeps Evolving