MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
A Decade of Building CODECs with High-Level SynthesisCadence IP Blog - Sean Dart, CadenceJul. 10, 2018 |
Over the past decade, we have seen a dramatic increase in the size of common video formats. Addressing this has required an evolution in the performance and complexity of video codecs, all the way from MPEG-2 to H.265. When designing hardware for these CODECs, high-level synthesis (HLS) has been a very common implementation tool of choice, due to the huge productivity gains provided by HLS and the ability of designers to easily experiment with multiple architectural choices (“design space exploration”).
The HLS team here at Cadence® has watched customers build these designs all over the world, and we have the passport stamps to prove it. We have seen multiple approaches to implementing various CODECs, and I wanted to describe some of the experiences we have seen and hopefully provide some useful advice should you be looking to start such a design.