English
Industry Expert Blogs
|
Complete Interface Solution for PCI Express 5.0 LaunchedRambus BlogNov. 14, 2019 |
Rambus has announced a comprehensive interface solution for PCI Express (PCIe) 5.0 consisting of a new PCIe 5.0 PHY and a co-verified Northwest Logic Expresso 5.0 controller.
“Our high-speed SerDes and memory interface solutions make possible amazing advancements in performance-intensive applications in AI, data center, HPC, storage and networking,” said Hemant Dhulla, VP and GM of IP Cores. “Now we’ve added PCIe 5 to our industry-leading portfolio of high-speed interface solutions giving chip makers another tool to unleash the power of their designs.”
Related Blogs
- Rambus Joins Arm Total Design
- PLDA and AnalogX Acquisitions Supercharge the Rambus CXL Memory Interconnect Initiative
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- PCIe 5.0 Controller IP on FPGAs: Current and Future Use Cases
- VIP Portfolio Expands for Data-Intensive Hyperscale Data Centers, HPC, and AI/ML