400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
A New Generation of LPDDRVIP Experts Blog - SynopsysJun. 15, 2020 |
Ever-increasing expectations for mobile device performance have been driving the need for versatile mobile memory solutions. JEDEC has recently announced the publication of JESD209-5A which is equipped to match the latest bandwidth, power, performance, and reliability trends. The JESD209-5A standard offers several feature enhancements in addition to the existing LPDDR5 standard, including support for Partial Array Refresh Control (PARC), Refresh Management, Enhanced Write Clock (WCK) Always On Mode, Optimized Refresh, etc. This blog will briefly discuss the new features introduced in the updated LPDDR5 standard which has helped to significantly reduce power consumption and improved in data integrity.
Related Blogs
- LPDDR5: Meeting Power, Performance, Bandwidth, and Reliability Requirements of AI, IoT and Automotive
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- intoPIX TicoRAW improves RAW image workflows and camera designs
- Speed Thrills: How eMMC 5.1's Command Queuing Boosts Performance
- Arm and Arteris Drive Innovation in Automotive SoCs