Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
Addressing Heterogenous Verification and Validation Requirements for Compute Express Link (CXL) Designs Using Synopsys Protocol ContinuumVIP Experts Blog - SynopsysAug. 18, 2021 |
Data is the new fuel powering critical use-cases for cloud /edge computing, and advances in AI. All aspects of data handling – gathering, storing, moving, processing, and dispersing – pose unique design implementation and verification challenges. The need for heterogenous computing has given exponential rise to application specific accelerators, pushing the industry to come up with a solution for efficient data handling and resource utilization. CXL is a processor interconnect protocol designed to support high bandwidth, low-latency interface from CPU to workload accelerators, maintaining memory coherency across heterogeneous devices, while addressing security needs of the user.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- UALink™ Shakes up the Scale-up AI Compute Landscape
- Arm and Arteris Drive Innovation in Automotive SoCs
- Verifying CXL 3.1 Designs with Synopsys Verification IP
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation