1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Industry Expert Blogs
Building Secure Chips with Verified CXL IDEsVIP Experts Blog - SynopsysSep. 23, 2021 |
Welcome to the wonderful and cryptic world of secured traffic with CXL being the latest specification to adopt it. As attacks on high-performance data centers become more sophisticated, the security standards must continuously adapt to better protect sensitive data and communications and ultimately protect our connected world. To this end, the CXL standards organization added the security requirement of Integrity and Data Encryption (IDE) to the CXL 2.0 specification.
The CXL 2.0 specification introduces IDE schematics for both CXL.io & CXL.cache/CXL.mem protocols. CXL.io pathway uses PCIe specification defined IDE, while CXL.cache/CXL.mem related updates are introduced in CXL 2.0 specification. In this blog we’ll provide a overview of what a secure setup looks like and the strategies adopted by CXL for Security.
CXL IDE can be used to secure traffic using a TEE (Trusted Execution Environment). A TEE is an isolated & secure environment where sensitive data is stored and processed. The TEE performs authentication and key management for the IDE.
Related Blogs
- CXL - The Latest Specification in Secured Network Traffic
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Utilizing CXL 2.0 IP in the Defense Sector: A Revolution in Secure Computing
- Arm and Arteris Drive Innovation in Automotive SoCs