English
Industry Expert Blogs
|
Improve Your Verification Methodology: Hunt Bugs Flying in SquadronsCodasip Blog - Philippe Luc, CodasipMar. 14, 2022 |
Creating a quality RISC-V processor requires a verification methodology that enforces the highest standards. In this article, Philippe Luc, Director of Verification at Codasip, explains the methodology that is adopted at Codasip to bring processor verification to the next level.
After analyzing bugs on several generations of CPUs, I came to the conclusion that “bugs fly in squadrons”. In other words, when a bug is found in a given area of the design, the probability that there are other bugs with similar conditions, in the same area of the design, is quite high.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Digitizing Data Using Optical Character Recognition (OCR)
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Measuring the complexity of processor bugs to improve testbench quality