English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
Accelerating the CXL Memory Interconnect InitiativeRambus BlogMay. 06, 2022 |
Semiconductor scaling has been a boon without equal to the world of computing. But with the slowing of Moore’s Law, the industry has had to pursue new architectural solutions to continue to push the pace of computing performance. The seismic shift has been the move to heterogenous computing architectures. This has witnessed a profusion of purpose-built silicon as we’ve entered the “Accelerator Age.”
Compute Express LinkTM (CXLTM) technology is a key enabler of heterogenous computing as it allows cache coherent access and sharing of memory resources between main processors (hosts) and accelerators. It also provides for memory expansion, and the pooling of memory resources among hosts for new disaggregated architectures in data centers. Disaggregation promises to provide greater memory utilization efficiency and improved TCO.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- PLDA and AnalogX Acquisitions Supercharge the Rambus CXL Memory Interconnect Initiative
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Rambus Demonstrates Advancing Data Center Capabilities with CXL Over Optics