English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
Unraveling PCIe 6.0 FLIT Mode ChallengesCadence Blog - Xinmu, CadenceOct. 13, 2022 |
The PCIe 6.0 Specification released in 2021 doubles the performance to 64GT/s transfer rate with PAM4 (Pulse Amplitude Modulation with 4 levels) modulation and uses FLIT (Flow Control Unit) as the unit of communication for efficiency. In ‘What Disruptive Changes to Expect from PCI Express Gen 6.0? we covered what significant features PCIe 6.0 evolved to embrace.
Amongst many new features and changes in PCIe 6.0, we will talk about one major significant new feature: FLIT. The following mainly touches upon challenges and corresponding solutions based on our design and verification experiences.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Building Verification Infrastructure for Complex PCIe Verification
- Industry's First Verification IP for PCIe 7.0
- Insights Into the Evolutions and Optimizations of PCIe 6.0
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing