MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
Low-Power IC Design: What Is Required for Verification and Debug?Cadence Blog - Rich Chang, CadenceMay. 03, 2023 |
Low-Power Design Techniques Are Needed
In today’s world, energy saving is a hot topic. All kinds of devices are pursuing low-power consumption to be ecofriendly or to lower the operating costs. To address these goals, chip designs today have to chase for not only high performance but also need to be energy efficient. As a result, chip design engineers must ensure their designs consume as less power as possible while maintaining all the required functionalities and keep performance competitive enough in the market. Low-power IC design is obviously a trend today. How to build a chip with low-power techniques becomes very important. This article will discuss what should be considered in low-power designs and how to debug it effectively.
Related Blogs
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Digitizing Data Using Optical Character Recognition (OCR)
- Let's Talk PVT Monitoring: Understanding Your Chip's Age
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King