English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
|
Understanding PCIe 6.0 Shared Flow ControlCadence IP Blog - Mrana, CadenceJul. 31, 2023 |
As the data rate increases in PCIe 6.0, so do the challenges. If we talk in terms of credits, higher data rate means more credits consumed. Today, as the designs are getting complex, the need to have more credits arises. Hence to address this issue, shared credit pool is introduced in PCIe 6.0.
What Is Shared Flow Control?
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed
- UALink™ Shakes up the Scale-up AI Compute Landscape
- Introduction of Precoding in PCIe 6.0