Industry Expert Blogs
![]() |
Understanding Embedded USB2 (eUSB2) and its usageCadence Blog - Sanjeet Kumar, CadenceDec. 21, 2023 |
The need for higher processing power and lower power consumption are driving processors and System on Chip (SoC) to more advanced lower process nodes. For SoCs operating at 1.2V supply that are suitable for mobile phones, tablets, and laptops, using USB2 interfaces is a challenge as it becomes difficult to support 3.3V IO cells. A low voltage USB2.0 solution is therefore required to address the gap.
The embedded USB2 (eUSB2) Physical Layer Supplement to the USB 2.0 Specification was created to address the need for a low voltage, power-efficient USB 2.0 PHY solution. It eliminates the need for 3.3V IO signaling in small process technologies.
Related Blogs
- Cadence Unveils the Industry's First eUSB2V2 IP Solutions
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Semiconductor Industry 2.0
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- The design of the NoC is key to the success of large, high-performance compute SoCs