Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
Industry Expert Blogs
Cadence Sets the Gold Standard for UCIe Connectivity at Chiplet Summit '24Cadence Blog - MBhatnagar, CadenceFeb. 29, 2024 |
Cadence demonstrated multiple IP for die-to-die connectivity at Chiplet Summit 2024. Conference attendees discussed their chiplet and multi-die design needs with our experts and learned how Cadence’s IP can support them in achieving their system needs with optimum PPA targets. Our UCIeTM IP silicon demo created a buzz with its extensive testing.
Cadence unveiled the first silicon of its UCIe IP with organic package at the summit. In an industry first, Cadence proved successful bring-up and data traffic across the complete range of interconnect distances—short-, medium-, and long-reach channels—operating at 16GT/s speeds with wide open data eyes. The stringent UCIe requirements must be met across all interconnect distances per the standard requirements. Cadence was the only IP provider that demonstrated successful 5mm, 15mm, and 25mm long-reach UCIe operation at the summit, setting the gold standard with its thorough measurement and reporting.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Arm and Arteris Drive Innovation in Automotive SoCs
- Alphawave Semi Elevates AI with Cutting-Edge HBM4 Technology
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation