400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
Defacto SoC Compiler performance on AWS Graviton3arm Blogs - Tim Thornton, ArmApr. 18, 2024 |
Defacto SoC Compiler is a leading tool for System on Chip integration, allowing users to bring together various IP blocks such as CPU cores and interconnect fabrics according to relevant constraints and create the RTL needed to stich all these components together. SoC Compiler is used at Arm to accelerate the generation of top-level Verilog code while reducing the scope for errors.
As an important component within key IP design flows, ensuring that SoC Compiler is able to turn around results as quickly as possible is critical to maintaining the productivity of our engineers. With that in mind, we have been reviewing the performance of the tool on the latest Arm Architecture instances available within our compute environment.
Arm performed an analysis to validate the performance of Defacto’s SoC Compiler on a spread of machines across our AWS environment.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Arm and Arteris Drive Innovation in Automotive SoCs
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Arm Ecosystem Collaborates on Standards to Enable a Thriving Chiplet Market