Tower Semiconductor Board Approves 2005 Operating Plan Focused On Maximizing Operational Efficiencies
As part of the 2005 operating plan, Tower concluded a workforce reduction resulting in a cutback of approximately 70 employees. This staff reduction is part of the company's adjustment of the head count to its workload in specific areas and consolidation of certain departments between its two fabs. The company continues to implement additional cost-reduction measures focused on manufacturing efficiencies, materials usage and other cost savings.
"The operating plan approved by the board sets the course for achieving operational efficiencies in the near term as well as ramping our operations to meet forecasted accelerated demand for the second half of the year," commented Udi Hillman, acting CEO. "Among the factors affecting our operating plan were our determination to keep our exceptional level of customer service and support, minimization of damage to cash flow and the positions of the Israeli Ministry of Industry, Trade and Labor and the Mayor of Migdal Haemek regarding the vicinity's employment needs."
About Tower Semiconductor Ltd.
Tower Semiconductor LTD. is a pure-play independent wafer foundry established in 1993. The company manufactures integrated circuits with geometries ranging from 1.0 to 0.13 micron; it also provides complementary technical services and design support. In addition to digital CMOS process technology, Tower offers advanced non-volatile memory solutions, mixed-signal and CMOS image-sensor technologies. To provide world-class customer service, the company maintains two manufacturing facilities: Fab 1 has process technologies from 1.0 to 0.35 micron and can produce up to 16,000 150mm wafers per month. Fab 2 features 0.18-micron and below process technologies, including foundry-standard technology and can produce today up to 15,000 200mm wafers per month. The Tower Web site is located at www.towersemi.com.
Safe Harbor
This press release includes forward-looking statements, which are subject to risks and uncertainties. Actual results may vary from those projected or implied by such forward-looking statements. Potential risks and uncertainties include, without limitation, risks and uncertainties associated with: (i) the completion of the equipment installation, technology transfer and ramp-up of production in Fab 2, (ii) having sufficient funds to complete the Fab 2 project, (iii) the cyclical nature of the semiconductor industry and the resulting periodic overcapacity, fluctuations in operating results, future average selling price erosion that may be more severe than our expectations (iv) operating our facilities at satisfactory utilization rates, (v) our ability to meet certain of the covenants stipulated in our amended facility agreement, (vi) our ability to capitalize on increases in demand for foundry services, (vii) meeting the conditions to receive Israeli government grants and tax benefits approved for Fab 2 and obtaining the approval of the Israeli Investment Center to extend the five-year investment period under our Fab 2 approved enterprise program, (viii) attracting additional customers, (ix) not receiving orders from our wafer partners and technology providers, (x) failing to maintain and develop our technology processes and services, (xi) competing effectively, (xii) our large amount of debt, (xiii) achieving acceptable device yields, product performance and delivery times, (xiv) the timely development, internal qualification and customer acceptance of new processes and products, (xv) business interruption due to earthquakes, terror attacks and other acts of God.
A more complete discussion of risks and uncertainties that may affect the accuracy of forward-looking statements included in this press release or which may otherwise affect our business is included under the heading "Risk Factors" in our most recent Annual Report on Forms 20-F and 6-K, as were filed with the Securities and Exchange Commission and the Israel Securities Authority. Future results may differ materially from those previously reported. We do not intend to update the information contained in this release.
|
Related News
- NEDO Approves Rapidus' FY2024 Plan and Budget for "Research and Development of 2nm-generation semiconductor integration technology and short TAT manufacturing technology based on Japan-US collaboration"
- Tower Semiconductor Announces the Nomination of Amir Elstein as its New Chairman of the Board
- Tower Semiconductor Continues Execution of $60 Million per Year Cost Reduction Plan
- Tower Semiconductor Implements Cost Reduction Plan
- Tower Semiconductor Signs and Closes Credit Agreements for the Execution of its Capacity Ramp-Up Plan for Fab2
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |