ZAiQ Technologies and S2C Inc. Collaborate on a Transaction-Based SoC Design and Validation System
IP Porter™ adds transaction support for IP and chip-level validation
Woburn, Mass. and San Jose, Calif. — March 30th, 2005 — ZAiQ Technologies, Inc., provider of Electronic System Level (ESL) design and verification solutions, and S2C Inc., the leading supplier of Universal SoC Design Platforms, today announced that they will combine ZAiQ's SYSTEMware™ verification software and IP and S2C's IP PorterTM platforms to provide a transaction-based SoC design and validation system. ZAiQ and S2C have entered into an original equipment manufacturer (OEM) agreement that allows customers to order the integrated system directly from S2C and to use off-the-shelf, standard transactors from ZAiQ's library of SYSTEMware Verification Components (SVCs). S2C will offer the new system in Asia, North America and Europe.
"With the ever-increasing complexity and time-to-market demands of today's SoC designs, an intuitive and efficient design and validation environment offers a significant benefit in streamlining the design cycle process," said Tom Huang, president and CEO of S2C. "S2C's collaboration with Zaiq Technologies provides customers a single, unified environment to help ensure design consistency throughout the whole design process, from system level to IP level and software integration, eliminating the need to switch environments. Using S2C's TAI IP™ technology, IP providers can securely deliver their silicon IP and SoC integrators can rapidly evaluate and integrate this IP into a transaction-based environment. As a result, designers are able to ensure design integrity and accelerate time-to-completion of the design cycle's critical validation stage.
"We are pleased to be working with the team from S2C. They have developed a very unique product for IP and SoC validation," said Rich McAndrew, executive vice president and general manager of ZAiQ's SYSTEMware Products Group. "Using ZAiQ's SCI-ME support, SystemC knowledge and off-the-shelf verification IP, we believe we can deliver a roadmap of solutions for modeling, verification and traffic generation in SystemC. S2C's experience and deep understanding of the Asian market will enable Zaiq to deploy these capabilities to a rapidly growing region for design and verification tools and services."
About the IP PorterTM Universal SoC Design Platform
IP PorterTM is the industry's first tool to focus on solving both SoC design and secure IP evaluation issues. It provides a fast and easy way to evaluate IP and integrate SoC without extensive knowledge of ASIC design. IP PorterTM has a unified environment that enables software development, system testing and system debugging through an embedded transaction interface. IP PorterTM is a high throughput and low-cost system that facilitates the needs of hardware design and software integration prior to tape-out.
About SYSTEMware verification products
SYSTEMware provides designers with a pre-configured, rapidly usable transaction-based system level verification environment for complex designs, along with an extensive library of verification intellectual property (IP) to comprehensively and efficiently test those designs. It offers a transaction-based verification environment running on the CHIPit system utilizing the Accellera standard - Standard Co-Emulation Modeling Interface (SCE-MI). ZAiQ's verification IP, called SYSTEMware Verification Components (SVCs), supports the SCE-MI standard down to the synthesizable Bus Functional Model (BFM) level. SVCs are available for standard interfaces and protocols such as AMBA, USB and Ethernet.
About S2C Inc.
S2C is the developer and provider of the world's first Universal SoC Design Platform - utilizing an FPGA-based IP format that accelerates and streamlines the system-on-chip (SoC) design flow to perform architecture design, secure IP evaluation, plug-and-play IP integration, system validation, and pre-silicon prototyping. S2C's advanced capabilities are driven by proprietary TAI IP™ technology, which renders encrypted FPGA-based IP models Testable, Analyzable, and Integratable, and therefore treatable as library components in electronic system level (ESL) environments. Combined with S2C's professional services in building SoC prototypes and validation environments, customers can attain a more seamless design flow process - reducing product time-to-market by three to nine months. Founded by a group of industry professionals with extensive emulation and prototyping experience, S2C is headquartered in San Jose, California and has a regional office and engineering design center in Shanghai, China. For more information, visit http://www.s2cinc.com
About ZAiQ Technologies, Inc
Headquartered in Woburn, Mass., ZAiQ Technologies, Inc. is a leading provider of verification solutions for companies that develop complex telecommunications, networking and computer products. Its innovative domain-specific design methodologies enable the creation and integration of reusable IP. As a result, customers are able to achieve breakthroughs in the time-to-market while substantially reducing the development costs of complex systems. Information about ZAiQ and its products and services are available by phone at (781) 932-2442, by e-mail at info@zaiqtech.com or on the Internet at http://www.zaiqtech.com
|
Related News
- ZAiQ Technologies and ProDesign Integrate High Speed Transaction-Based Verification System
- Cadence Debuts Industry's First Transaction-Based System Verification and Management Solution
- EVE, ZAiQ Technologies Integrate Tools for Transaction-Based Verification Platform
- Aptix "SoC Validation Lab" Taps Zaiq Technologies SYSTEMware™ for Transaction Based Verification and Protocol Support
- S2C and Sirius Wireless Collaborate on Wi-Fi 7 RF IP Verification System
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |