Kleiner Perkins and Vinod Khosla Invest Additional $7.5 Million in eASIC Corporation
San Jose, California, April 4, 2005 -- eASIC® Corporation, a provider of Configurable Logic and Structured ASIC products, today announced that it has secured $7.5 Million in equity financing from Kleiner Perkins Caufield & Byers (KPCB) and Vinod Khosla. As follow-on to the previous investment of $5 Million on May 2004, this additional venture capital funding is a vote of confidence in the company’s breakthrough technology and fast growth. The funding will be used to expand the company’s global operations, including marketing and sales and develop the next generation configurable logic and Structured ASIC products in 65nm.
“Kleiner Perkins is inclined to invest in companies who can instigate a disruptive innovation change and lead a major main-stream market segment,” said Vinod Khosla, Partner at Kleiner Perkins Caufield & Byers, who was named the Silicon Valley’s most successful venture capitalist. “eASIC’s technology ushers in a new era of what we call Standard Metal. This displaces standard cell which is no longer a viable solution for mainstream use in the custom logic market. This funding will help the company achieve its next milestones and prepare for its next phase of rapid growth”.
“Receiving this second funding from KPCB and Vinod Khosla is a huge achievement for eASIC and the best vote of confidence from one of the leading and most successful venture capitalist firms,” said Zvi Or-Bach, eASIC Founder and CEO. “This is an extremely important stage as we plan the launch of our first NRE-free Structured ASIC arrays together with our strategic partners. This product family, based on our innovative patented technology, addresses the needs of the growing configurable logic market. By virtue of our disruptive technology, we are uniquely positioned to create a paradigm shift in the deep-submicron Integrated Circuit (IC) arena. The funding from KPCB and Vinod Khosla will help us execute on providing our customers with the ultimate configurable logic solution”.
About eASIC
eASIC® has developed a breakthrough Configurable Logic technology aimed at dramatically reducing the overall fabrication cost and time of customized high-performance semiconductor chips. Its Structured eASIC architecture enables rapid and low-cost ASIC and SoC (System-on-Chip) designs by innovative use of proven programmable logic fabric in conjunction with single-via customizable segmented routing. As single-via generates ten times higher throughput of Direct-write e-Beam customization, it enables eASIC to offer NRE-free Structured ASIC. The Structured eASIC technology was successfully proven in silicon and validated by world-class semiconductor vendors. Partnering with industry leaders to jointly develop, manufacture and market Structured ASIC products, the company is positioned to become the preferred Structured ASIC solution.
eASIC Corporation is a privately held company, Venture Capital backed by Kleiner Perkins Caufield and Byers. Headquartered in San-Jose, California, eASIC was founded in 1999 by Zvi Or-Bach, the founder of Chip Express who is viewed by many as the “father of Structured ASIC technology”. www.eASIC.com
|
Related News
- eASIC Raises $5 Million in Third Round of Funding from Kleiner Perkins Caufield & Byers
- Ambiq Micro Announces $15 Million Funding Round Led by Kleiner Perkins Caufield & Byers
- Tiempo, IP company with breakthrough ultra-low power asynchronous design technology, raises 5 million Euros ($7 million) in Series B funding
- Provigent Secures Additional $5 Million of Financing
- Cavendish Kinetics Raises $15.5 Million in Second-Round Funding; Additional Investors from US and Germany will Accelerate Progress in Ultra-Low Power Memory Technology
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |