The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
Tality eyes new path for profitability
![]() |
Tality eyes new path for profitability
By Chris Edwards, EE Times
January 5, 2001 (9:08 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010105S0015
LONDON Design services and intellectual property company Tality Corp. is to consolidate and reduce the proportion of its activity in Silicon Valley as the company strives to hit profitability, at least on an operating level, by the end of 2001. Jim Douglas, Tality's vice president of worldwide marketing, said the company, a spin-off from Cadence Design Systems announced in July 2000, expects to achieve "run-rate profitability at the end of 2001." Douglas said Tality (San Jose, Calif.) does not intend to merge its two United Kingdom operations, the former Symbionics in Cambridge, England, and its "Project Alba" group in Livingston, Scotland, but instead will focus on U.S. locations, particularly in Silicon Valley. "Forty-five percent of our resources are in the U.K., with 55 percent in North America. Of that, 20 percent is in the [Silicon] Valley," said Douglas. "Silicon Valley will become less o f a proportion over time. A lot of it is driven by access to resources and by cost." Douglas added that focus on cost demands that the company aggregates designers where possible. "Having an extremely distributed delivery model made no sense. It is very expensive to operate. We really need to scale back deployment of the business and build big locations. Our model historically went where there were engineers. We have 1,400 people at 14 sites. Some have 200, some have 50. Our nominal level is 100 people, where each team feels they have a center of competence." Douglas said Tality would expand its involvement in India, particularly in digital chip design and software development. Tality already has a design center in Noida, but it plans to build a dedicated digital chip design center within several months. "We are also evaluating some Eastern Bloc opportunities," said Douglas. Some possible design center locations, such as China, have been ruled out by prevailing attitudes to intellectu al property protection. Chris Edwards is editor of Electronics Times, EE Times' sister publication in the United Kingdom.
Related News
- Tality Showcases Path to Accelerate IC Design at Supercomm 2002
- Acquisitions pave TransEDA's path to profitability <!-- verification -->
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- JEDEC Approaches Finalization of HBM4 Standard, Eyes Future Innovations
- Intel Outlines Financial Framework for Foundry Business, Sets Path to Margin Expansion
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |