IPWireless Gains Performance/Cost Reduction for Its 3G-UMTS Base Station Using LSI Logic RapidChip(R) Platform ASIC
- Leading Provider of Broadband Wireless Technology Integrates Three FPGAs Into a Single RapidChip Platform ASIC Solution
- RapidChip Technology Allows IPWireless to Successfully Reduce System Costs and Lower Overall Bill of Materials, While Achieving a High Level of Performance and Integration
"We needed to increase performance and reduce cost without sacrificing time-to-market. LSI Logic's RapidChip Platform ASIC matched our needs by enabling us to meet our timeline and deliver a competitive product to our customer," said Roger Nichol, vice president, product development, IPWireless. "The RapidChip technology improved upon our previous solution by providing tighter security for our intellectual property, higher performance, lower power consumption and significant cost savings for equivalent logic functionality."
"Using LSI Logic's RapidChip technology, IPWireless met its customer requirements for functionality, performance, fast time-to-market and price," said Rich Brossart, vice president, Technology Marketing, LSI Logic Corporation. "Companies today are under tremendous pressure to meet technical objectives within shorter market windows, and our RapidChip technology enabled IPWireless to quickly move to volume production using one Platform ASIC chip rather than multiple FPGAs."
IPWireless is a leader in the development of very high performance packet-based wireless networks. The company's 3GPP-based UMTS TDD technology leadership has resulted in the first commercial implementation of an all packet-based UMTS network, the first UMTS network designed specifically for broadband wireless, the first end-to-end Release 99 TD-CDMA solution, and the first commercial HSDPA chipset. IPWireless partners with leading device, infrastructure, and integrators to offer end-to-end packet based UMTS solutions. Networks powered by IPWireless technology are now deployed around the world by operators offering innovative stationary, portable and mobile services to subscribers.
The RapidChip Platform ASIC solution is a collection of silicon, intellectual property and design methodology tightly woven together to shorten the design cycle and minimize development costs for complex systems. This is done by addressing the areas of ASIC construction which have the greatest impact to the design schedule and its variability.
About LSI Logic Corporation
LSI Logic Corporation focuses on the design and production of high- performance semiconductors for Consumer, Communications and Storage applications that access, interconnect and store data, voice and video. LSI Logic engineers incorporate reusable, industry-standard intellectual property building blocks that serve as the heart of leading-edge systems. LSI Logic serves its global OEM, channel and distribution customers with Platform ASICs, standard-cell ASICs, standard products, host bus adapters, RAID controllers and software. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035. http://www.lsilogic.com .
|
Related News
- LSI Logic RapidChip(R) Platform ASIC Meets Military and Extended Industrial Temperature Range Specifications
- Poseidon joins LSI Logic RapidChip Platform ASIC Partner Program, providing performance analysis and acceleration for ARM-based designs
- LSI Logic Offers Do-254 Certification Support for RapidChip(R) Platform ASIC Aerospace System Designs
- LSI Logic Delivers Low Power SATA Core for ASIC and RapidChip(R) Platform ASIC Designs
- LSI Logic Advances Industry's Most Flexible SerDes Core for ASIC and RapidChip(R) Platform ASIC Designs
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |