India's Mindtree joins Cadence's Jumpstart program
![]() | |
EE Times: India's Mindtree joins Cadence's Jumpstart program | |
K.C. Krishnadas (04/06/2005 8:32 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160501153 | |
BANGALORE, India India's Mindtree Consulting has enrolled as the first member of Jumpstart, a new Cadence program aimed at enabling semiconductor design services firms in India to ramp up quickly and without large capital expenditures. Jumpstart provides design services firms access to Cadence technology while marketing their services to customers. The program has been specially developed for firms in India. The program enables companies such as Mindtree to build competency and team expertise on Cadence software as they present their value to potential customers. The design services companies formally purchase the Cadence technology only after acquiring customers. "MindTree has been a provider of front-end ASIC design and verification services," said S. Janakiraman, president and chief executive of R & D Services, MindTree Consulting Pvt. Ltd., in a statement. "MindTree is now keen to enter the back-end or IC implementation space. The Jumpstart program has enabled us to do this quickly and cost effectively," he added. MindTree Consulting has purchased Cadence technology including RTL Compiler, First Encounter, Global Physical Synthesis, NanoRoute and CeltIC.
| |
- - | |
Related News
- Thalia's IP reuse platform joins Cadence Connections EDA Program
- ARM Opens New Approved Design Center In India; MindTree Consulting joins the Approved Design Center Program to increase ARM’s design and implementation resources in India
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- Xiphera joins Microchip Technology's FPGA Design Partner program
- Siemens joins Intel Foundry Services' EDA Alliance program
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |