Industry's First FPGA-Based AES Reference Design Highlights Altera's Booth Demonstrations at NAB2005
Altera Showcases Broadcast Industry Leadership With Comprehensive Set of Technical Solutions and Customer Successes
NAB2005, Las Vegas, April 11, 2005—Altera Corporation (NASDAQ: ALTR) announced today it will demonstrate the first compliant FPGA-based reference design for the AES3/EBU digital audio transmission protocol at the upcoming NAB2005, the annual National Association of Broadcasters Conference. The reference design features Altera’s Stratix® and Cyclone™ series of FPGAs, which deliver lower cost, greater flexibility, shorter design cycles, and enhanced features compared to ASSP-based solutions. The FPGAs can integrate multiple audio interfaces to become a multiple-port application host that can be embedded with other video broadcast applications. Altera’s AES3/EBU solution also incorporates the functionality of an entire system onto a single FPGA, eliminating the need for spreading tasks over multiple devices.
Altera’s NAB2005 exhibit (booth C11212) will also include demonstrations of cost-effective, performance-intensive video standards implemented in FPGAs, including video-over-internet protocol (IP). The Altera® video-over-IP reference design demonstrates transmission of MPEG-2 transport stream (TS) data over IP-based networks. The reference design functions as a bridge between one or more compressed video streams and IP packets carried over 100 megabits per second (Mbps) or one gigabit per second (Gbps) Ethernet. Next-generation compression schemes and industry-standard interfaces will also be on display.
“As the global audio and video market moves to all-digital broadcasting, professional broadcast equipment providers need to develop low-cost products supporting multiple audio/video formats, encoding/decoding schemes, and IT standards,” said Todd Scott, senior director of Altera’s digital consumer and broadcast business unit. “Our FPGA families deliver the flexible cost-effective solutions customers need to comply with rapidly evolving industry standards, enabling them to focus on their proprietary value-added design.”
“Altera’s Cylone II FPGA was the key enabling tool that allowed us to develop our latest SATA-based RAID 6 storage array, the MediaVault 4212,” said Mike Anderson, chief engineer of Huge Systems, a Ciprico company. “The high density and high speed attributes of Cyclone II FPGAs allowed us to design a single chip RAID 6 controller that doubled the performance and reliability of the MediaVault 4212, affording up to two disk failures with full data recovery. This critical requirement is an absolute must-have in high-availability applications, making the MediaVault 4212 the new benchmark in high-performance, high-availability storage.”
Altera’s support for the broadcast industry’s rapid adoption of programmable technology can be seen in several examples on display at NAB2005, including:
Company | Product(s) | Product Type(s) | Booth Number |
---|---|---|---|
DekTec | DTA-160, FantASI | Digital-Video PCI card, USB-2 adaptors | C7331, SU10006 (Sencore) |
Doremi Labs | V1-HD, V1-UHD, ORCA, Nugget, HDG-10 | HDTV disk recorders, HD-MPEG2 encoders and players, portable test generator | C2342 |
Euphonix | MC Edit | Audio workstation control surface | N3606 |
FOR-A | Broadcast products | Video and broadcast-related | C4519 |
Huge Systems, a Ciprico Company | MediaVault U320R, MediaVault U320RX, MediaVault 4212 | Disk arrays for media storage | SL3628 |
Inlet Technologies | Fathom | Professional encoding solution for VC-1 content distribution | SL5829 |
Panasonic Broadcast | AG-DVX100A, DVC60, AJ-HD3700B | Camcorders and HD/SD Mastering System | C3617 |
Pinnacle Systems | Deko 3000 HD, Liquid Edition Pro Breakout Box | High-definition character generator, Analog and digital video-to-USB converter | SU6341 |
SBS Technologies | Tsunami | FPGA-based PCI processor for high-performance computing | SU8959 |
Tiernan, a Radyne Company | HE4000, THE15A, TE6000, TDR6 | HD/SD video encoders and decoders | SU9929 |
To learn more about Altera’s broadcast solutions at NAB2005, visit www.altera.com/education/events/northamerica/evt-nab.html.
To see how customers have used Altera products in broadcast applications, visit www.altera.com/broadcastsuccess.
About Altera
Altera Corporation (NASDAQ: ALTR) is the world’s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
###
|
Altera Hot IP
Related News
- Altera, ATEME to Demonstrate Industry's First FPGA-Based H.264/AVC Encoder at NAB2005
- Altera Ships Industry's First FPGA-based Audio/Video Development Kit Supporting Triple Rate SDI
- Altera to Demonstrate Industry's First Complete FPGA-Based DVB-ASI Solution at IBC 2004
- New Release of Altera's DSP Builder Accelerates Stratix II and Cyclone II FPGA-Based DSP Designs
- Altera Offers First FPGA-Based Hardware Reference Platforms for DDR2, RLDRAM II, and QDRII Memories
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |