Design And Reuse to Develop System-on-Chip Design Resources For IBM's PowerPC Processors
Grenoble, France -- January 2, 2001 -- Design And Reuse (D&R), the leading web portal for IP and System-on-Chip (SoC) information, today announced that it will develop resources to enable engineers to design SoC applications built around IBM's PowerPC Processor.
In addition to the PowerPC core itself, embedded software, RTOS, development platforms and all of the other associated tools required to build SoC components will be displayed. This information will be accessible through a D&R classification and search mechanism.
"We plan to go further by providing better and better web-based SoC configuration capabilities and are glad to offer this facility first to IBM," said Dr. Gabriele Saucier, Chairman of the Board, of D&R.
To make engineers familiar with the technical aspects of building SoC applications around PowerPC processors and CoreConnect bus protocol, comprehensive resources will be provided through tutorials and in-depth informational resources. An innovative "live SoC catalog" will allow users to configure or plan their SoC components in real time to define the selected SoC configuration. This is a unique technology making SoC Cataloging definitively attractive.
"The demand among engineers for online design support, education and documentation is increasing rapidly," said Dean Parker, PowerPC manager, IBM Microelectronics. "Design and Reuse is well-positioned to provide IBM PowerPC expertise and end-to-end information resources to the engineering community."
"We are very happy to see the success of the D&R web portal, one of our earliest partners in the EDTN network. From the begining we have been impressed with the high level engineering data contained within this site and the amazing growth in traffic that content has driven" commented Steve Weitzner, EVP/group president of CMP Media parent of the EDTN Network.
D&R will begin providing information on the IBM PowerPC platform starting January 8th 2001.
About Design and Reuse D&R is a corporation founded in September 1997 with 19% shareholding of CMP Media Inc. Today D&R is the leading web portal for IP and SoC information. D&R provides internet/intranet based IP Development and Exchange Management software called the IP Manager Series(tm). D&R can be found on the World Wide Web at http://www.design-reuse.com.
About IBM Microelectronics IBM Microelectronics is a key contributor to IBM's role as the world's premier information technology supplier. IBM Microelectronics develops, manufactures and markets state-of-the-art semiconductor technologies, products, packaging and services. Its superior integrated solutions can be found in many of the world's best-known electronic brands. More information about IBM Microelectronics can be found at http://www.chips.ibm.com.
FOR MORE INFORMATION, CONTACT:
- Gabriele SAUCIER
Design And Reuse
Tel: +33 476 57 46 87
Fax: +33 476 50 34 21
mktg@design-reuse.com
Related News
- AMCC Delivers Highly Integrated, Security-Enabled System-on-Chip, Offering Low-Power and Low-Cost Benefits to Customers; AMCC's PowerPC(R) 440EPx Commences Sampling
- SpringSoft's Siloti System Simplifies Visibility Automation and Debug Flow for System-on-Chip Verification
- IBM Announces Highest Performance Embedded Processor for System-on-Chip Designs
- Newport Media Unveils World's First 65nm System-on-Chip (SoC) for Japan/Brazilian ISDB-T Mobile TV
- Mindspeed Introduces Next-Generation Family of System-on-Chip Carrier Access VoIP Processors
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |