Tower Semiconductor Debuts In-house 0.18- and 0.13-Micron Libraries
Tower Semiconductor's standard cells, I/Os and memory compilers, for use in complex system-on-chip (SoC) designs, are based on Synopsys' library technology, and are available to Tower customers at no charge.
Tower's 0.13-micron libraries will augment the existing 0.18-micron libraries, which were proven on silicon and have been used in multiple high-volume customer designs. Tower libraries include a comprehensive set of views for leading EDA tools.
"In line with our specialized foundry strategy, Tower customers can now enjoy flexible, in-house customization to meet specific customer and technology segment needs," said Rafi Nave, vice president of customer services, Tower Semiconductor. "Our customers can now benefit from high-quality, low-risk solutions, resulting in faster time-to-market and faster time-to-production in the most affordable way."
The high-performance, high-density library is handcrafted to Tower Semiconductor's process helping ensure tight compliance with its design rules. The standard cells have been optimized for high place-and-route density. A wide range of I/Os with over-voltage input tolerance, noise-quieting circuitry and ESD protection are available in both in-line and staggered configuration. Memory compilers for ROM, high-density SRAM and dual-port RAM provide high performance, high density and configuration flexibility.
The addition of Tower's 0.18- and 0.13-micron libraries to other libraries from ARM (formerly Artisan Components) and Virage Logic provides Tower customers with a broad choice of IP solutions to meet their unique requirements. For more information about the Tower libraries, visit www.towersemi.com.
About Tower Semiconductor Ltd.
Tower Semiconductor Ltd. is a pure-play independent specialty foundry established in 1993. The company manufactures integrated circuits with geometries ranging from 1.0 to 0.13 microns; it also provides complementary technical services and design support. In addition to digital CMOS process technology, Tower offers advanced non-volatile memory solutions, mixed-signal and CMOS image-sensor technologies. To provide world-class customer service, the company maintains two manufacturing facilities: Fab 1 has process technologies from 1.0 to 0.35 microns and can produce up to 16,000 150mm wafers per month. Fab 2 offers 0.18-micron and below standard and specialized process technologies, and has a current capacity of up to 15,000 200mm wafers per month. The Tower Web site is located at www.towersemi.com.
Safe Harbor
This press release includes forward-looking statements, which are subject to risks and uncertainties. Actual results may vary from those projected or implied by such forward-looking statements. Potential risks and uncertainties include, without limitation, risks and uncertainties associated with: (i) the successful completion of the 0.13-micron process technology transfer (ii) market demand for 0.18 and 0.13-micron technology manufacturing services; (iii) final qualification of the 0.13 micron process (iv) timely and successful validation of 0.13-micron IP offering. A complete discussion of risks and uncertainties that may affect the accuracy of forward-looking statements included in this press release or which may otherwise affect our business is included under the heading "Risk Factors" in our most recent Annual Report on Forms 20-F and 6-K, as were filed with the Securities and Exchange Commission and the Israel Securities Authority.
|
Related News
- Synopsys to Distribute Tower Semiconductor's 0.18- and 0.13-Micron Silicon Libraries within DesignWare Library
- Grace Semiconductor Expands Access to 0.18- and 0.13-Micron Processes With Adoption of ARM Physical IP
- Impinj Delivers Logic Nonvolatile Memory in Tower Semiconductor's 0.13-Micron Process
- Tower Semiconductor Announces Expansion of 0.13-Micron Manufacturing Capacity With Purchase Commitment by SanDisk Corporation
- Tower Semiconductor selects Virage Logic's Semiconductor IP for 0.13-micron offering
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |